Low Latency NoC Router Micro Architecture using Dynamic Virtual Channel Organization
نویسندگان
چکیده
منابع مشابه
Using Speculation to Reduce Latency in a Virtual Channel Router
This paper discusses the effectiveness of various speculative techniques to minimize the latency of virtual channel router pipelines. The proposals are compared to each other as well as to a 4-stage (20 FO4) canonical example router. One technique reduced the router to a single stage (35 FO4), but was not flexible enough to accommodate adaptive routing algorithms. Another implementation uses tw...
متن کاملEvaluation of NOC Using Tightly Coupled Router Architecture
One of the most important role in many core system is played by Network on Chip (NoC). Researchers are recently focusing on the design and optimization of NoC. In this paper we describe the architecture of a tightly coupled NoC router. To improve the network performance the router uses the on-chip storage and to improve the use of on-chip resource and information, several optimizations are intr...
متن کاملDesign of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip
Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...
متن کاملAn Asynchronous NoC Router Architecture Supporting Quality-of-Service
This paper presents an asynchronous on-chip network router with Quality-of-Service (QoS) support. The router uses a virtual channel architecture with a priority-based scheduler to differentiate between multiple connections with various QoS requirements sharing the same physical channel. A gatelevel prototype of the router has been built and its functionality and performance is evaluated. The si...
متن کاملImplementation of An Effective Router Architecture for NoC on FPGA
System on Chip (SOC) designs offer integrated solutions to existing design tribulations in areas which necessitate outsized computation and restriction in certain area. But the performance of these has been sluggish due to the restriction of the common bus architecture espoused by these systems and thereby low processing speeds. This has been the main drawback for scalability in terms of comput...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2017
ISSN: 2321-9653
DOI: 10.22214/ijraset.2017.4216